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Abstract
The features of ATM offered many attractions to the application community, such as fine-grained multiplexing and
high-throughput links. These created considerable challenges for the O.S. designer, since a small protocol data unit
size (the 48 byte “cell”) and link bandwidths within a (binary) order of magnitude of memory bandwidths demanded
considerable rethinking of operating system structure.
Using an historical and personal perspective, this paper describes two aspects of that rethinking which I participated in directly, namely, those of new event signalling and memory buffering schemes. Ideas and techniques
stemming from ATM network research influenced first research operating systems and then commercial operating
systems. The positive results of ATM networking, although indirect, have benefitted applications and systems far
beyond the original design goals.

1 Introduction
The various technical contributions of the US “Gigabit Testbed” program[Computer 90] were both manifold and undersold. Amongst the more significant contributions were those made in the AURORA Gigabit Testbed, which linked
Penn, Bellcore, IBM Research and MIT in the Northeast corridor of the United States [Clark 93]. While AURORA
experimented with two packet formats, “Packet Transfer Mode” (PTM) and “Asynchronous Transfer Mode” (ATM),
in retrospect the ATM-centric research had significantly more impact on modern operating system software.
It is is worthwhile to set the stage. While AURORA was initiated in 1990 under the HPCA (“Gore Bill”) the
research was actually kicked off at Penn and MIT in 1989 under Project DAWN, funded by Bellcore. The goal was
to build an integrated LAN/WAN infrastructure using an OC-48 SONET channel provided by Bell Atlantic, MCI
and Nynex. Using a clever OC-12 cross-connect topology devised by Dave Sincoskie of Bellcore, we were able to
concurrently operate PTM over SONET from Penn to IBM and MIT, and ATM over SONET from Penn to Bellcore
to MIT. While supercomputers were used in several other testbeds, AURORA focused on workstation technology,
as it was believed (correctly, in retrospect) that delivering high throughputs to this class of machine would have
more long-term impact. The available workstation technology was the first generation of RISC computers, which
were characterized by an increased number of simpler instructions executed per clock cycle, higher clock rates, and
relatively poor DRAM and I/O throughputs given the computational performance. As it is today, multiple levels of
cache memory were used to resolve some of the CPU/DRAM performance “gap” [Patterson 02]. A major problem
that we faced as network subsystem architects was that the advantages of caching only apply once the data is in the
memory hierarchy, while a major role of the network subsystem is moving the data into the hierarchy, before any such
advantages apply.
One major research direction pursued at Penn was an architectural study of the challenges in delivering the substantial bandwidths (while not so impressive today, the OC-3c bandwidths we targeted to in 1989/1990 were over 13
times as fast as the commonly used LAN technology). This architectural study took the form of a hardware/software
codesign, where a hardware subsystem, in the form of an ATM host interface [Traw 91, Traw 93], was designed in



Work supported by the NSF and ARPA under Cooperative Agreement NCR-8919038 with CNRI, by Bell Communications Research under
Project DAWN, by an IBM Faculty Development Award, and by the Hewlett-Packard Corporation.

1

concert with new operating system support [Smith 90, Smith 93, Chung 95] designed to expose the strengths of the
ATM technology, in particular its substantial bandwidth. While a secondary consideration at the time, another lasting
contribution came from exposing the fine-grained control of multiplexing possible with ATM [Nahrstedt 96].
The remainder of this paper is organized in three sections. The next section, on “Buffer Management”, discusses
some of the challenges associated with memory architectures in the early 1990s and connects a thread of research
results which led to changes in many commercial operating systems. Section 3 covers changes in event-signalling
architectures, which have had considerable influence on the research community but perhaps less on the commercial
front. Finally, in Section 4 we conclude the paper, observing first that ATM-driven advances in software paved the
way for Fast Ethernet and faster LANs, and second that the same fundamental stresses amongst trendlines are still in
place as network engineers and workstation designers continue to march to different drummers.

2 Buffer Management
David Farber, my colleague at the University of Pennsylvania, had worked with Bob Kahn to get the Gigabit Testbed
initiative underway. Kahn had set a “Gigabit litmus test”, which demanded a gigabit per second throughput, delivered
to or from a single application. In early 1990, I began considering the shape of an operating system appropriate for
the support of a workstation in an environment with very high performance networks.
While it was by then quite clear that a supercomputer [Borman 89] could deliver or accommodate such throughputs, it was also clear that workstations would be extremely challenged if they were called upon to meet the “litmus
test”. Even if the technical challenges of the host adaptor hardware were met, it was unclear if the workstation could
handle the data flow from the adaptor. While the merits of the RISC workstation technology were clear from a computational perspective, it was unclear how they would handle data management, particularly in the performance regimes
the ATM technology required.
I laid out principles for a new operating system called “UPWARDS” [Smith 90] (for “U Penn Wide Area Research
Distributed System”) intended for a network with bandwidth within an order of magnitude of memory bandwidth.
These included (quoting from the paper):




UPWARDS scheduling is entirely synchronous; the only “interrupt” allowed is that of the system clock driving the scheduler. Interrupts complicate device drivers and are really an artifact of a desire for high levels of
multiprocessing, rather than high performance computing with low levels of multiprogramming. In addition,
interrupts defeat architectural features necessary for very high performance, since as caches and pipelines.
The UPWARDS interprocess communication mechanism is shared memory.

While like many operating systems designs, UPWARDS was never fully realized, it provided considerable guidance
in what was to follow. Others were of course working in this space, in particular Clark and Tennenhouse [Clark 90]
had likewise noted the importance of memory bandwidth, with their focus being on protocol architectures. The vision
of UPWARDS IPC being shared memory was driven, in fact, by a belief that a distributed shared memory model for
distributed computing [Smith 91] would provide an appropriate basis for a high-performance protocol architecture.

2.1 Hardware Context, O.S. Presumptions and Basic Arithmetic
Working with IBM gave AURORA researchers access to a particularly potent workstation technology, the RS/6000,
which was just being made available at the time the testbeds were forming. The IBM RS/6000 had been recently
introduced [Bakoglu 90] and was IBM’s entry in the engineering workstation market. All indications were that it was
quite competitive [Simmons 90], being equal to supercomputers one generation old (on computational workloads).
The outstanding feature of the RS/6000 was its relatively large memory bandwidth (using a tool we developed, we
measured a Model 320 to have 1 Gbit/s of bandwidth, the Model 530 to have 1.8 Gbit/s of memory bandwidth, and the
Model 580 to have 2.5 Gbit/s of memory bandwidth). Others confirmed this later with benchmarks [McVoy 96]. The
I/O bus technology, the Microchannel, was an apparent limitation. We chose to work around this by applying a specialized style of direct-memory-access transfer called streaming, which provided twice the throughput of normal DMA,
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giving us some hope of reaching the application performance targets for AURORA. The Microchannel throughput in
this mode was 320 Mbit/s, adequate for the OC-3c data rate of the adaptor.
Looking at some basic performance metrics for this machine, it appeared to be a reasonable platform, but it was
clear that some new thinking was required: the off-the-shelf operating system (AIX) would have to be modified, both
to reduce copying and to support multimedia. I began to examine how the UPWARDS ideas could be implemented
using AIX (IBM’s version of UNIX) as a starting point on the RS/6000.

2.2 Reducing Copying
Even with the Gbit/s range memory throughputs on the RS/6000, it was clear [Watson 87] that reducing buffer copying
would have considerable impact on performance. We avoided some software-driven copying by use of a hardware
feature of the IBM RS/6000, a set of Translation Control Words (TCWs) that provided virtual addressing capability to
I/O devices such as our host adaptor. The challenge of structuring memory and choosing where it was addressed for
adaptor transfers, as well as scheduling transfers to allow maximum concurrency with other processing (such as that
required by the application), led to a “double buffering” strategy.
read(fd, buf, size)
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Data Copying

Kernel
Buffer
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ATM Adaptor

Buffer

Kernel
Buffer
#1

User Address
Space
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DMA

Kernel Address
Space

Figure 1: Kernel Buffer Ring - Concurrency with Copying
Management of a pair of buffers (this is a fairly standard scheme for network adaptor device drivers, sometimes
generalized as a buffer ring), as shown in Figure 1, gave the system considerable throughput (up to about 110 Mbps),
and considerable concurrency. This performance was achieved by spreading the per-packet overheads over many bytes
of data by using large 32KB or 64KB datagrams. However, the performance of the system for small buffers was less
impressive, dropping into the tens of megabits per second for packet sizes more typical of application traffic (50-1000
bytes).
The shared memory communication model of UPWARDS led to exploring a lighter-weight data transfer mechanism between user processes and the ATM adaptor. Recoding of the driver support for the UNIX read()/write()
calls allowed transfers directly to or from a user buffer passed to the system call, as shown in Figure 2. Even with
the heavyweight control operations involved in interpreting the system calls, this essentially achieved “zero-copy” operation for the data transfers, as only the required DMA from the adaptor was required to get the data into application
memory.



 I/O to a UNIX[Thompson 78] “raw” device is passed to a device-specific routine, e.g. atm read() and atm write()
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read(fd, buf, size)
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Figure 2: No copy (other than required DMA), but no concurrency
Of course, the application was blocked while this occurred, so there was little concurrent activity for the process
using the mapped buffer. Thus we sought to remove the system call overhead for small packets by implementing a
shared memory region between kernel and user space, with a carefully orchestrated passing of control of the shared
regions between user process and kernel to ensure that all available concurrent operation of the hardware could be
exploited. The architecture is illustrated in Figure 3.
read(fd, buf, size)
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Access
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Shared
Buffer
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Packet DMA
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Figure 3: Memory buffers shared between user and kernel address spaces
While all of these configurations were implemented and were able to fully utilize the ATM link at the larger packet
sizes, the shared memory interface far outperformed the system-call based scheme on small packets, had the least
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effect on other applications, and fully exploited the ability of the bus-mastering adaptor to operate concurrently with
the processor.
These implementations were used to support applications ranging from a wide-area distributed shared memory [Shaffer 96] to a telerobotics system [Nahrstedt 96]. The applications used a TCP/IP [Alexander 94] implemented
using a virtual device abstraction used to cope with the fact that the ATM adaptor was implemented as two Microchannel cards, one for ATM segmentation, with the other for ATM reassembly.
These experiments demonstrated that one of the basic intuitions of the initial UPWARDS, that shared memory
models for communications would lead to high performance, were experimentally sound. We address the interrupt
issue below in Section 3.



2.3 Related and Follow-On Work; Commercial Impact
The most important follow-on work in the research community was that of Peterson and Druschel. In a paper presented
in Tucson in 1992 [Traw 92], we discussed the basic double-buffering strategy which allowed application processing
of data in one buffer while allowing a streaming transfer into another buffer. Druschel [Druschel 93], moving buffer
management issues into the mainstream operating systems community, adopted this basic strategy in his “fbuf” buffer
management architecture. However, rather than using VM protection coupled to double-buffering, Druschel used the
type system of his implementation language to control access to specialized buffers called “fbufs”. Fbufs’ data typing
allowed implementation of the buffer control protocol without the extra overheads of address space setup and teardown
for virtual address translation, showing that the buffering schemes we developed could be made even more efficient.
Druschel [Druschel 94] demonstrated fbufs in an implementation for Bruce Davie’s Osiris ATM adaptor. Druschel’s
design exhibited adaptor to host memory transfers at over 500 Mbps for UDP packets [Druschel 94] on an extremely
fast processor, the Alpha, which had just been introduced by the Digital Equipment Corporation. A host-to-host UDP
throughput of about 300 Mbps could be inferred from the upper bound on the TurboCHANNEL write throughput
reported in the paper.
While as far as I am aware, TCP was never demonstrated with this system, fbufs are a nice improvement over the
basic shared memory abstraction which started with UPWARDS. It also nicely illustrates how work done initially for
networking goals can influence mainstream operating systems research. Indeed, this influence can persist; refinement
of this architecture continued with LRP [Druschel 96].
The most important work done concurrently was by the Hewlett-Packard Laboratories [Dalton 93, Banks 93,
Edwards 94] in Bristol, UK. There, a high performance host adaptor architecture was developed which allowed a
direct mapping of substantial buffer memory on the adaptor directly into application address space. The power of
this approach was that it was then reasonably straightforward to write an application-level TCP stack which directly
manipulated buffer memory on the adaptor, minimizing copying across the bus to which the adaptor was attached. In
many ways, this user-level TCP/IP set directions for the user-implemented protocols in vertically structured operating
systems such as the exokernel [Engler 95].
Commercial vendors paid considerable attention to the software architectures we developed. One example is the
work of Chu [Chu 96], who adapted the shared memory techniques and fbufs to the commercial Solaris operating
system supplied with Sun Microsystems computers. The Chu work supported a 622 Mbit/s ATM adaptor developed
by Sun.



3 Event Signalling
Event-signalling within the network subsystem between the hardware network interface device and the software device driver is typically accomplished via polling or device-generated interrupts. In our implementation of an OC-3c
ATM host interface for the IBM RS/6000 family of workstations [Traw 93, Smith 93], we replaced the traditional
forms of this crucial function with “clocked interrupts.” Clocked interrupts, like polling, examine the state of the



 The virtual device was defined by constructing a driver overlay which redirected system calls for the virtual device to appropriate invocations

of driver entry points for the physical devices.
A problematic DMA controller was rumored to have made repeatable measurements difficult.
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network interface to observe events which require host operations to be performed. Unlike polling, which requires a
thread of execution to continually examine the network interface’s state, clocked interrupts perform this examination
periodically upon the expiration of a fine-granularity timer. In comparison to interrupts, clock interrupts are generated
indirectly by the timer and not directly by the state change event.

3.1 Hardware/Software Context, O.S. Presumptions and Basic Arithmetic
Consider a system with an interrupt service overhead of seconds per interrupt, and active channels, each with
events arriving at an average rate of events per second. Independent of interrupt service, each event costs seconds
to service, e.g., to transfer the data from the device. The offered traffic is
, and in a system based on an interrupt. Since the maximum number of events serviced per second will
per-event, the total overhead will be
be
, the relationship between parameters is that
. Assuming that and are for the most
part fixed, we can increase the number of active channels and reduce the arrival rate on each, or we can increase the
arrival rate and decrease the number of active channels.
However, for clocked interrupts delivered at a rate per second, the capacity limit is
. Since
is very small for small units such as characters, and is very large, it makes sense to use clocked interrupts, especially
when a reasonable value of can be employed. In the case of modern workstations,
is about a millisecond.
Note that as the traffic level rises, more work is done on each clock “tick,” so that the data transfer rate
asymptotically bounds the system performance, rather than the interrupt service rate. We note that traditional interrupt
service schemes can be improved, e.g., by aggregating traffic into larger packets (this reduces significantly, while
typically causing a slight increase in ), by using an interrupt on one channel to prompt scanning of other channels, or
masking interrupts and polling some traffic intensity threshold.
One would therefore expect that for application workloads characterized by high throughput, heavy multiplexing,
and/or “real-time” traffic, clocked interrupts should be more effective than either traditional polling or interrupts.
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3.2 Clocked Interrupts
The ATM host adaptor we developed for the IBM RS/6000 [Traw 93] was designed with clocked-interrupt based
event-signalling in mind. One artifact of this was that there was no support for interrupt generation, an omission that
would plague us later, when we were evaluating whether the clocked interrupt scheme performed as we had intended
and needed comparison against interrupts to make the case. While a comparative evaluation would have strengthened
the technical case for clocked interrupts, we were able to demonstrate two key assertions. First, clocked interrupts
could deliver throughputs up to the hardware limits of the RS/6000, in this case slightly over 130 Mbit/s on the Model
580 processor. Second, clocked interrupts provided excellent support for applications with multimedia streams; this
was demonstrated by teleoperating [Nahrstedt 96] a robot arm over an ATM network using several RS/6000s.
The question of whether any advantage actually accrued to clocked interrupts intrigued us, so we set out to study it
in a second generation of our host interface architecture. The second generation combined segmentation and reassembly in a single board, and absorbed other useful features from the design of the Afterburner [Banks 93, Dalton 93]. It
also operated at OC-12c, or four times the link rate of the RS/6000 adaptor which operated at the OC-3c link rate of
155 Mbit/s.
To get tight control of the clock on the PA-Risc we altered the clock support subsystem to perform clock division,
and used the basic single-copy TCP/IP stack developed by HP Bristol [Edwards 94, Edwards 95]. We were then able
to construct a polling based scheme using a user process, apply traditional interrupts, and operate clocked interrupts
at a variety of clock rates. We used a 640+ SONET compliant link to interconnect two HP 9000 Model 755s back-toback, and then performed experiments using the netperf [IND 95] performance analysis tool, with machines both
unloaded (Figure 4) and loaded with a computationally intensive workload (Figure 5).
While the experimental setup and results here are covered in [Chung 95] and [Smith 99], we have the data
graphically in this paper rather than in the previous tabular format. For these two diagrams, the label “Poll” with a rate
indicates the clocked interrupt service rate, that is, how many times per second the device status is checked. 0.4Khz
means that the device is checked 400 times per second. There is considerable variability in performance, and this is
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relatively more important for small buffer sizes, as the performance for large buffers will be dominated by data transfer
limits.

Throughput

TCP/IP Throughput, Afterburner ATM Link Adapter on HP 755s, 32KB messages (unloaded)
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Figure 4: Throughput versus clocking, unloaded machine
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TCP/IP Throughput, Afterburner ATM Link Adapter on HP 755s, 32KB messages (loaded)
240
220
200
180
160
140
120
100
80
60
40
20
0
1

2

4

8

16

32

64

128

256

Socket Buffer Size (KB)
Trad.intr

Poll

Poll.500Hz

Poll.1KHz

Poll.2KHz

Poll.4KHz

Poll.2.5KHz

Figure 5: Throughput versus clocking, loaded machine
It is clear from these results that at high polling rates, the clocked interrupt scheme is able to keep up with the
traditional interrupt scheme, which is almost everywhere the best performer, with the exception of polling, which does
best for small packet sizes. In a lightly-loaded environment, interrupts would appear to be the best solution, except for
some anomalous, but repeatable results which show polling best for small socket buffer sizes.
Another important factor in networking performance, and perhaps a more important parameter for distributed
applications is the round-trip latency induced by the software supporting the adaptor. Since the hardware was a
constant, we could directly compare the software overheads of the three schemes. This was done with the following
test. An artificial network load was created using netperf with a socket buffer size of 262144 bytes and operating it
continuously. Against this background load, ICMP ECHO packets of 4K bytes were sent to the TCP/IP receiver, which
was where the event-signaling performance differences would be evident. Sixty tests were done to remove anomalies.
Our results showed that traditional interrupts and clocked interrupts at 500 Hz performed similarly, yielding minimum,
average and worst case times of 5/12/18 ms, and 4/11/25 ms, respectively. When the systems were not loaded, the
performances were 3/3/3 ms and 4/4/6 ms. This suggests that clocked interrupts performed slightly better under heavy
load, but slightly worse under unloaded conditions.
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We draw three conclusions about this event-signalling architecture. First, clocked interrupts can provide throughput
equivalent to the best throughput available from traditional interrupts; both methods provide better performance than
polling as implemented here. Second, clocked interrupts provide higher throughput when the processor is loaded by a
computationally-intensive process; this suggests that clocked interrupts may be a viable mechanism for heavily loaded
systems such as servers, which might also suffer from Ramakrishnan’s receive livelock. Third, clocked interrupts
provide better round-trip delay performance when systems are heavily loaded for large ICMP ECHO packets.

3.3 Related and Follow-On Work; Commercial Impact
The work by Ramakrishnan [Ramakrishnan 93] on “receive livelock” pointed out a real problem with O.S. management of interrupts on fast network adaptors. While Ramakrishnan studied FDDI, the basic problems of an operating
system entering a completely interrupt-driven state were applicable to ATM, and where SAR was not done in hardware
(as in first generation ATM host interfaces from Fore Systems, which did SAR in software), could be far worse than for
FDDI. Mogul and Ramakrishnan [Mogul 97] noted that clocked interrupts were immune from such considerations, but
developed a hybrid architecture, which was interrupt-driven under light load, but switched to polling when a certain
threshold of load was passed.
A large and influential body of work at the University of Cambridge [Black 95, Roscoe 95, Hyden 94, Leslie 96]
was driven by the need to support multimedia. The resulting Nemesis operating system had many features, including
Black’s scheduling scheme [Black 95] and its architecture as a single address space operating system [Roscoe 95]
which enabled high-performance. In many ways this operating system was well-suited to the fine-grained resource
multiplexing of which ATM was capable. This is not surprising, as a variety of ATM technologies had their origin at
Cambridge in, or slightly before, this period.
The most important derivative work was done by Peter Druschel. In his work on Soft Timers [Aron 00], he
confirmed that clock-driven activity was a powerful paradigm for networking subsystems. In a heavily multiplexed
subsystem, Morris [Morris 99] demonstrated the value of a polling-like scheme, supporting the basic analysis of
traditional interrupts versus polling we presented above. The Click router has had direct commercial impact, as it has
been productized by Mazu Networks, Inc.

4 Conclusions
In our discussion of changes in operating system technology, we noted that RISC architectures relied heavily on caches
to overcome mismatches in speed between CPUs and DRAMs. Buffer copying tracks DRAM performance rather than
base processor performance. In the network attachment arena, the small ATM cell size of ca. 50 bytes took about
3 microseconds to arrive at 130 Mbps; 1500 bytes arrives in 12 microseconds at 1 Gbps and 1.2 microseconds at 10
Gbps, or within a rough order of magnitude of the figures with ATM in the early 1990s.
We have shown in this paper how operating systems were revamped to meet the challenges posed by the ATM
networks of the early 1990s, and as the paragraph above illustrates, those challenges have not retreated but have in
some sense regrouped and reappeared. At the same time, the use of the Internet to bear various forms of multimedia,
such as voice and streaming media, has again required operating systems [Muir 01] to examine scheduling and event
signalling, both for processing of network traffic and for delivery of that traffic to host applications.
If there is a single lesson to take home from this paper, it is that the ATM technology served as a vanguard to force
a rethinking of operating system architecture that might otherwise have been delayed until today, and while operating
systems continue to evolve, the effects of this rethinking have already been felt.
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